CMC Standard Models are the gold standard device models for semiconductor circuit design. The documentation and Verilog-a source code can be downloaded using the form below. This source is used as the basis for models integrated into all commercial EDA simulators, and is available to anyone in research or industry. Si2 releases the latest production standard of each model.
The downloads from this page are for production releases of models. CMC members also have beta release access to models that they fund. Join the CMC.
More information on the standard models:
After completing this form, you will receive an email with an expiring link to download requested content.
"*" indicates required fields
VAMPyRE is a standalone compact model parser and checker written in Python. The software checks compact model implementations for a variety of problematic errors, such as hidden-state variables, bias-dependent switch branches, integer division, and unused parameters or variables. VAMPyRE also checks the style of code, suggesting proper indentation and complaining about extra spaces or tabs.
VAMPyRE (GitHub) – Developer: CMC Technical Advisor Geoffrey Coram (Analog Devices)
For compact models accepted as standards by the Compact Model Coalition (CMC), CMC policy states that the Verilog-A description of the model defines the standard. Any compliant implementation of the standard model shall give the same outputs (terminal currents, noises, and operating-point information) as the standard Verilog-A code, when provided with the same standard parameters (names and values) and applied biases. Simulator vendors may add additional parameters and provide additional operating-point information to implementations in their tools at their discretion.
This document describes the aspects of the standard that are determined by the Verilog-A code. A set of CMC macros is provided as an appendix of this document.
The MOSFET is widely used for switching and amplifying signals in the electronic circuits. Each MOSFET has 4 terminals, called body (i.e. bulk), source, gate and drain, and is one of the most commonly used transistors in both digital and analog circuits.
BSIM-BULK: v107.1.0 – Developer: UC Berkeley
BSIM (Berkeley Short-channel IGFET Model)-BULK is the new Bulk MOSFET model from the BSIM Group. The model provides excellent accuracy compared to measured data in all regions of operation. It features model symmetry valued for analog and RF applications while maintaining the strong support and performance of the BSIM model valued for all applications since 1996.
PSP: v104.0.0 – Developer: CEA-LETI
PSP is a surface-potential based MOS Model, containing all relevant physical effects (mobility reduction, velocity saturation, DIBL, gate current, lateral doping gradient effects, STI stress, etc.) to model present-day and upcoming deep-submicron bulk CMOS technologies. The model has a history of development, starting with NXP and University of Arizona, then University of Delft, and now CEA-LETI in France.
HiSIM2: v3.2.0 – Developer: Hiroshima University
HiSIM (Hiroshima-university STARC IGFET Model) is the first complete surface-potential-based MOSFET model for circuit simulation based on the drift-diffusion approximation, which was originally developed by Pao and Sah. The most important advantage of the surface-potential-based modeling is the unified description of device characteristics for all bias conditions. The physical reliability of the drift-diffusion approximation has been proved by 2D device simulations.
Silicon on insulator (SOI) technology refers to the use of a layered silicon–insulator–silicon substrate in place of conventional silicon substrates in semiconductor manufacturing, especially microelectronics, to reduce parasitic device capacitance, thereby improving performance. SOI-based devices differ from conventional silicon-built devices in that the silicon junction is above an electrical insulator, typically silicon dioxide. Uses include microprocessor design, high-frequency RF applications, and silicon photonics.
L-UTSOI: v102.8.0, L-UTSOI: v102.7.0 – Developer: CEA-LETI
L-UTSOI compact model is dedicated to FDSOI technologies, and is the new name of Leti-UTSOI, a high maturity model in development since 2007 and used in industrial environments for nearly 8 years. It continues to benefit from experience accumulated over several industrial technology generations, as well as from more than 25 years of CEA-Leti expertise on FDSOI technology. The L-UTSOI model is able to physically describe FDSOI transistor behavior for any bias configuration, including the case of strong forward back bias where two channels take place at the front and back interfaces of a thin silicon body. Such capability relies on innovative solutions for surface potential analytical calculations and for describing current and charge models.
BSIM-SOI: v4.6.1 – Developer: UC Berkeley
A CMC standard model for SOI (Silicon-On-Insulator) circuit design is called BSIM-SOI. The foundation of this model is the BSIM3 framework. Because it uses the same fundamental formulas as the bulk model, BSIM3v3’s smoothness and physical characteristics are preserved. To guarantee parameter compatibility, the majority of generic MOSFET operating (non-SOI specific) parameters are directly transferred from BSIM3V3.
BSIM-SOI: v100.1.0 – Developer: UC Berkeley
A new CMC standard model for SOI (Silicon-On-Insulator) circuit design is called Symmetric BSIM-SOI. A novel core for dynamic depletion operation for SOI devices with moderate doping is included in this model. Additionally, it provides the PDSOI operation, which is developed on top of the BSIM-BULK framework. In order to preserve the physical properties and smoothness, it uses the same fundamental formulas as the bulk model for PDSOI technology. Most parameters related to general MOSFET operation (non-SOI specific) are directly imported from BSIM-BULK to ensure parameter compatibility. The model provides excellent accuracy compared to measured data in all regions of operation. It features model symmetry valued for analog and RF applications.
HiSIM_SOI: v1.5.0 – Developer: Hiroshima University
The compact SOI-MOSFET model HiSIM-SOI based on the complete surface-potential description. The model considers all possible charges induced in the device for the formulation of the Poisson equation, which is solved iteratively. Thus HiSIM-SOI is valid for any structural variations from thick to extremely thin SOI or BOX layers, and the dynamic depletion between the fully and partially depleted conditions is well reproduced.
HiSIM_SOTB: v1.3.0 – Developer: Hiroshima University
HiSIM-SOTB accurately replicates the characteristics of the SOTB-MOSFET (Metal-Oxide-Semiconductor Field-Effect Transistor), a practical transistor structure for super-low-power-consumption, by lowering the operating voltage of integrated circuits. HiSIM-SOTB enables the accurate simulation of circuit operations in the case of substantially lowered supply voltages for transistor operation, ranging from 1 V to 0.4 V.
A multigate device or multiple-gate field-effect transistor refers to a MOSFET that incorporates more than one gate into a single device. The multiple gates may be controlled by a single gate electrode, wherein the multiple gate surfaces act electrically as a single gate, or by independent gate electrodes. Multigate transistors are one of the several strategies being developed by CMOS semiconductor manufacturers to create ever-smaller microprocessors and memory cells, colloquially referred to as extending Moore’s law.
BSIM-IMG: v103.0.0 , BSIM-IMG: v102.9.6 – Developer: UC Berkeley
BSIM-IMG (Independent Multi-Gate) model has been developed to model the electrical characteristics of the independent double-gate structures like Ultra-Thin Body and BOX SOI transistors (UTBB). It allows different front- and back-gate voltages, work functions, dielectric thicknesses, and dielectric constants.
BSIM-CMG: v111.2.1 – Developer: UC Berkeley
BSIM-CMG (Common Multi-Gate) is a compact model for the class of common multi-gate FETs. Physical surface-potential-based formulations are derived for both intrinsic and extrinsic models with finite body doping. All the important Multi-Gate (MG) transistor behaviors are captured by this model.
HiSIM_HV: v2.5.1 – Developer: Hiroshima University
There is a requirement for accurate modeling of high-voltage MOSFETs. There are two types of structures commonly used. One is the asymmetrical laterally diffused structure called LDMOS and the other is the symmetrical structure, which is distinguished by referring to it as HVMOS. HiSIM_HV is valid for modeling both structure types, and has been developed as an extension of the HiSIM model for conventional MOSFETs.
Bipolar Transistors are current regulating devices that control the amount of current flowing through them from the Emitter to the Collector terminals in proportion to the amount of biasing voltage applied to their base terminal, thus acting like a current-controlled switch. As a small current flowing into the base terminal controls a much larger collector current forming the basis of transistor action. Bipolar transistors are often used as amplifiers, oscillators, and switches.
HICUM_L2: v3.1.0, HICUM_L2: v3.0.0 – Developer: Dr. Michael Schröter
HICUM stands for HIgh CUrrent Model and targets the design of bipolar transistor circuits at high-frequencies and high-current densities using a wide range of Si, SiGe or III-V based process technologies. HICUM/L2 is an advanced physics-based compact model that contains accurate formulations of all known physical effects, enables geometry scaling and statistical modeling, and covers a wide temperature, operating and frequency range.
HICUM_L0: v2.1.0 – Developer: Dr. Michael Schröter
HICUM/L0 is being developed to reduce the simulation and design time especially for larger circuits. It addresses, compared to the SPICE Gummel-Poon model, modern BJT and HBT technologies by including more accurate formulations for important physical effects such as forward transit time, base-collector punch-through and collector impact ionization. This enables the detection of major design errors. Compared to HICUM/L2, then model’s simplicity makes it less accurate especially at high current densities and high-frequencies.
MEXTRAM: v505.4.0 – Developer: Auburn University
MEXTRAM is an advanced compact model for the description of bipolar transistors. It contains many features that the widely-used Gummel-Poon model lacks. Mextram can be used for advanced processes like double-poly or even SiGe transistors, for high-voltage power devices, and even for uncommon situations like lateral NPN-transistors in LDMOS technology.
ASM-HEMT: v101.4.0 , ASM-HEMT: v101.0.0 – Developer: Macquarie University
Advanced Spice Model for High Electron Mobility Transistors (ASM-HEMT). The physical model is surface potential based and is computationally efficient by virtue of being completely analytical. It includes velocity saturation effects, access region resistance effects, DIBL, temperature dependence and models for gate current and noise.
MVSG_CMC: v4.0.0 , MVSG_CMC: v3.2.0 – Developers: MIT, University of Waterloo
The MVSG model is a physical model for GaN HEMTs that includes formulations for currents and charges that can be used for GaN-based circuit simulations, in particular RF- and HV-applications. The model is charge-based and includes the effect of source and drain access regions, field plates: currents and charges (channel and fringing), gate leakage, self-heating effects, basic-charge trapping and gm-dispersion effects.
ASM-ESD: v101.0.0 – Developer: Macquarie University
Advanced Spice Model for ESD Diodes.
OMI-API v1.1.0
Version 1.1.0, released to CMC Members only on March 31, 2021, was made available to the public 18 months later. Newer versions (beta) are available to CMC Members only.
OMI (Open Model Interface) is a CMC standard which provides designers with advanced capabilities, allowing simulating and analysis of self-heating and aging, and ability to perform extended design optimizations. It is based on TMI2, the TSMC Model Interface, which was donated to Si2 by TSMC in 2014. While creating the industry standard, CMC members have also added support for ten of the 15 SPICE models currently supported by the coalition: BSIM-BULK, BSIM-CMG, HiSIM2, and BSIM-SOI. As a CMC-standard API, OMI is available to the industry at no charge. CMC members have unique rights to reference code and exclusive access to tutorials, which offer a more streamlined path toward implementation.
