☰ Menu
× Close

LLM Benchmarking Coalition

Expediting the development of high-quality LLMs for semiconductor design

The LLM Benchmarking Coalition will expedite the development of high-quality LLMs for semiconductor design by creating relevant and comprehensive evaluation datasets and metrics for semiconductor design problems.

The Coalition’s members will build on NVIDIA’s open-source Comprehensive Verilog Design Problems (CVDP) benchmark that provides an LLM evaluation framework for LLMs used for Register-transfer level (RTL) design and verification problems. The goals of the Coalition are to:

  • Add new problems to be co-developed with Si2 or contributed by members.
  • Extend problems to cover new categories and design domains.
  • Tune LLM benchmarking methods and metrics to improve quality.
  • Monitor a public leaderboard and provide interpretation of results.

Contact us for more information

LBC Governance

Chair: Nathaniel Pinckney – Sr. Research Scientist NVIDIA

Vice Chair: Igor Markov – Distinguished Architect Synopsys

Members

Arizona State University
Cadence Design Systems
Columbia University
Google
IBM
Intel
Keysight
Meta
NVIDIA
NXP
NC State University
New York University
Samsung
Siemens
Silimate
SK Hynix
Synopsys
UC San Diego